index - Equipe Secure and Safe Hardware

 

Dernières publications

Mots clés

Internet of Things Side-channel attacks Logic gates Signal processing algorithms Fault injection AES Simulation Side-Channel Analysis Randomness Coq Security SoC Countermeasures CRT Cryptography Image processing Aging Mutual Information Analysis MIA CPA Differential Power Analysis DPA FPGA Information leakage Fault attacks Authentication Process variation Energy consumption Fault injection attack Formal methods Field programmable gate arrays ASIC Countermeasure Power-constant logic Side-channel attacks SCA RSA Costs Neural networks Reverse engineering Differential power analysis DPA Application-specific VLSI designs Electromagnetic Intrusion detection Dual-rail with Precharge Logic DPL Magnetic tunnel junction Computational modeling Power demand Hardware security FDSOI Machine learning Security services EMFI Linearity Circuit faults Receivers Voltage Writing Asynchronous Elliptic curve cryptography OCaml Random access memory Side-Channel Analysis SCA 3G mobile communication MRAM Sensors Dynamic range PUF Estimation Memory Controller Formal proof Confusion coefficient Gem5 TRNG Reverse-engineering Magnetic tunneling Resistance Loop PUF Filtering Defect modeling Reliability Security and privacy Masking Side-channel analysis Side-channel attack STT-MRAM Protocols Switches Transistors Lightweight cryptography DRAM Robustness Temperature sensors Field Programmable Gates Array FPGA Training GSM Embedded systems Side-Channel Attacks SCA Hardware Routing Convolution Masking countermeasure

 

Documents avec texte intégral

217

Références bibliographiques

435

Open access

41 %

Collaborations