index - Equipe Secure and Safe Hardware

 

Dernières publications

Mots clés

Defect modeling Fault injection attack Side-Channel Analysis Circuit faults Mutual Information Analysis MIA Formal proof Countermeasure Writing Side-channel attack MRAM Masking PUF Voltage Power-constant logic Simulation Linearity Side-channel attacks EMFI Magnetic tunnel junction Side-channel analysis Reverse engineering Lightweight cryptography Side-Channel Attacks Protocols FDSOI Signal processing algorithms Sensors STT-MRAM Reverse-engineering Spin transfer torque Differential power analysis DPA Field programmable gate arrays Gem5 Differential Power Analysis DPA Reliability TRNG GSM Confusion coefficient Coq Aging Temperature sensors Countermeasures Cryptography Random access memory Fault injection Switches SCA Estimation Field Programmable Gates Array FPGA Image processing Filtering Power demand Logic gates Authentication Costs AES Resistance Security services Elliptic curve cryptography Security and privacy ASIC Side-Channel Analysis SCA Training Side-channel attacks SCA DRAM Dynamic range Asynchronous Transistors CRT Loop PUF Randomness Formal methods RSA Memory Controller Application-specific VLSI designs Neural networks Dual-rail with Precharge Logic DPL Electromagnetic Receivers Energy consumption Information leakage Hardware SoC OCaml CPA Internet of Things FPGA Hardware security Masking countermeasure Process variation Security Fault attacks Convolution Intrusion detection Robustness Machine learning 3G mobile communication Routing Magnetic tunneling Computational modeling

 

Documents avec texte intégral

216

Références bibliographiques

433

Open access

42 %

Collaborations